Direct access to high-precision clocks isn’t the only way to get a high-precision timer- you can just update a counter in a loop on another core. Making hardware parallelism a privileged operation is not gonna work out.
Related Topics
| Topic | Replies | Views | Activity | |
|---|---|---|---|---|
| FYI: IBM is working on LLVM support for arbitrary aliasing graphs (for Fortran) | 4 | 1560 | January 30, 2021 | |
| Inline LLVM IR | 5 | 4762 | March 25, 2019 | |
| Policies around default CPU architecture | 21 | 5002 | April 14, 2019 | |
| Stabilization path for asm!()? | 11 | 3216 | March 25, 2019 | |
| LLVM acknowledgement | 5 | 1593 | January 17, 2020 |